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Abstract—We characterize the metastability measurement 
system [8] in which asynchronous data input and sampling 
clock frequencies trigger metastability. We develop the 
equation describing the time interval between data and clock 
inputs for practical frequencies and show that it takes on 
discrete values in the absence of jitter and that the presence of 
jitter perturbs these discrete values. Finally, we present 
experimental results supporting our characterization. 
I. INTRODUCTION 
In digital systems, devices with memory may behave 
anomalously when input timing constraints are violated [1]-
[4]. The term metastability refers to this anomalous behavior, 
which may include equivocation of signal levels in between 
valid logic levels and extended settling times. As input 
timing constraints cannot be guaranteed at the interface 
between sub-systems operating with independent clocks, 
metastability is unavoidable [3]. However, the probability of 
its occurrence can be managed by the use of synchronizers 
[3]. Given the high sensitivity of the failure probability of 
synchronizers to the metastability characteristics of the flip-
flops used to realize them, it is crucial to well characterize 
metastability measurement systems [5]-[8].  
Here we are concerned with the metastability 
measurement system proposed in [8], as shown in Fig. 1, 
with the corresponding timing diagram. The test setup 
employs the functionality of modern oscilloscopes to 
produce the histograms required for characterization of the 
settling time of the D-type flip-flop. The delay line to the 
oscilloscope input allows the clock edge that clocked the 
flip-flop to be captured as an input to the oscilloscope on the 
same cycle as that generated by the clock edge. There are 
two pulse generators, one to drive the data (D) and reset (R) 
of the flip-flop and one to drive the clock input (C), the 
specific frequencies of which determine if the flip-flop enters 
a metastable region of operation. No output transition is 
detected if the clock pulse moves past the region where R 
goes low.  
For example, consider a clock frequency,   fc, of 10.3 MHz 
(97 ns period) and a data pulse generator frequency,  fa , of 
10 MHz (100ns period): from Fig. 1 it is clear we can 
measure delays up to about 35ns long, assuming R to Q is 
about 17ns. The rationale given for the choice of frequencies 
is that the resulting transitions on the D input are uniformly 
distributed about the clock [8], implying that the clock 
continuously sweeps past the D at a frequency of 
 fc − fa = 0.3MHz. However, this is not the case when the 
frequencies are chosen such that: 
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In this paper we develop the equation for the evolution of 
the time interval between the data and clock inputs to the 
flip-flop for pulse generator frequencies satisfying the 
constraints of practical metastability measurement systems. 
We show that in this case the time interval takes on discrete 
values in the absence of jitter in the pulse generators and that 
the presence of jitter perturbs these discrete values. Finally, 
we present experimental results supporting our 
characterization. 
In the literature [8], concerns have been expressed about 
possible phase pulling or phase locking and various 
precautions have been proposed to ensure the uniform 
distribution of the data about the clock. However, behaviour 
of the test system with the precautions is not well defined. In 
contrast, if the two synthesizers use a common reference then 
the behavior of the system can be controlled and well 
characterized as shown in this paper. The level of the jitter 
on the two pulse generators, possibly deliberately induced, 
affects the perturbation of the discrete values and determines 
how close to a uniform distribution the D signal is about the 
clock. 
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Figure 1.  (a) Metastability measurement system; (b) Timing diagram. 
II. CHARACTERIZATION OF THE MEASUREMENT 
METHOD 
A.  Synchronization of an Asynchronous Pulse Stream 
Consider the synchronization of a square wave of period 
  Ta  which is asynchronous with respect to the clock in that 
  Ta = ηTc where   η >1 is a real number. The nature of the 
asynchronism depends on whether η is rational, irrational or 
an integer. From the timing diagram for the synchronization 
process, shown in Fig 2, it can be seen that: 
 1−τ+=τ+η ncnnc TKT  (2) 
where  Kn can take on only two possible values     { }1+ηη∈ ,Kn and  x  is the largest integer such that 
  xx ≤ . We are interested in  τn  because it describes the 
evolution of the position of the asynchronous data transition 
edge with respect to the clock edges that synchronize the 
transition. It turns out that (2) has been studied extensively in 
the context of the analysis of rate adaptation in 
communication systems [9]-[11] and with cnn Tx τ= , 
10 <≤ nx  and  η−η=ρ , it has been shown that:  
  ρ−−ρ−= nxnxxn 00 . (3) 
B. Frequencies Related by Rational Numbers  
Consider QP=ρ  corresponding to a frequency ratio 
in (1) for which the two pulse generator frequencies are 
related by a rational number  ( ) QPQ +η . For this case 
[12], the data edges visit a finite set of discrete points with 
respect to the clock edge. This sequence is periodic, with 
period   Q  and is made up of a set of   P  monotonic 
decreasing sub-sequences. Within the sub-sequences, the  
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Figure 2.  Synchronization of asynchronous pulse stream. 
step between successive values of   xn  is  −P Q , 
whereas the step between successive sub-sequences is 
 Q − P( ) Q . If, in (1), we let    P =1 i.e., Q1=ρ , there 
is a single monotonically decreasing sequence of length  Q . If 
we then let   1=η ,  
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where the clock frequency is   fc = SF ⋅ Q +1( ), the 
asynchronous data input frequency is   fa = SF ⋅ Q  and  SF  
is a frequency scaling factor. Table 1 presents an illustrative 
range of values of  Q  and   SF . QTt c=∆  is the 
separation between successive   τn  values. 
C. Relationship to Metastability Triggering 
Metastable triggering may be modeled by the metastable 
window  δ T( ) which describes the region around the 
sampling clock edge such that a transition within this region 
will trigger a metastable event requiring  T  seconds to 
resolve [3]-[5]. If, in the metastability test setup described 
above, we assume ideal (unjittered) clock and data signals, 
then, if the initial value  τ0 were equal to one of the  Q  
possible states, one of the positions visited will always be 
 τn = 0. Thus, there is one potentially metastable transition 
in every  Q  cycles of the sampling clock, since for  τn = 0, 
the transition must be inside the metastable window. In a real 
system, due to noise and our inability to control the initial 
phasing of the data signal,  τ0 may not equal one of the  Q  
possible states exactly, but differ from it by some small 
amount and so we would not expect such a high rate of 
potentially metastable transitions. 
TABLE I.  TIMING  PARAMETERS  FOR  fa =1MHZ, usTa 1=   
Q SF 
 fc(MHz)  Tc  (ns)   ∆t (ns) 
Total Period 
10 1e5 1.1 909.09 90.90 9.09 us 
100 1e4 1.01 990.09900 9.90099 99 us 
1000 1e3 1.001 ~999 ~1 ~1 ms 
10000 1e2 1.0001 ~999.9 ~100 ps ~10 ms 
 D. Signals with Bounded Jitter 
As long as the jitter affecting the signals is bounded, the 
periods of the signals will still be related as described in (1) 
and the analysis in Section II.A can still be applied. Consider 
now the situation shown in Fig. 3. The sequence  κn{ } 
describes the evolution of the position of the positive edge of 
the jittered asynchronous data input signal with respect to the 
ideal positive sampling clock edges that synchronize the 
transition. It follows from Fig. 3 that: 
   κn = τn − εn , (5) 
where   εn is the jitter between the ideal and jittered 
asynchronous data input signals. Thus the sequence  κn{ } is 
the sequence   τn{ } perturbed by the corresponding element 
of the jitter sequence. If   εn is random jitter with zero mean, 
then   κn has mean   τn . Similarly, when the clock is jittered, 
it can be described in terms of the ideal clock as shown in 
Fig. 3.   χn  is the position of the jittered asynchronous data 
input signal positive edge relative to the positive edge of the 
jittered sampling clock. We see that   χn  is the perturbation of 
the sequence   τn{ } by the jitter term   πn − εn( ), i.e. the sum 
of the jitter on the clock and on the asynchronous data input 
signal. 
   χn = τn + πn − εn, (6) 
III. EXPERIMENTAL  VALIDATION 
A. Experimental setup and test signal characterization 
The experimental setup shown in Fig. 4 was used to 
characterize the distribution of   τn . Two precision signal 
generators, locked via their 10 MHz references, drive an 
ECL to TTL translator board to generate two digital signals, 
suitable for driving TTL or CMOS devices. The distribution 
of   τn  was measured using the HP5372A Time Interval 
Analyzer. Initial measurements were made of the jitter 
affecting the two sources. Time Interval Error (TIE) 
histograms were collected using the Agilent 20 Gsa/s 
54855A oscilloscope and curves were fitted to the data using 
a 3-parameter Gaussian distribution. For the HP8644B 
Synthesized Signal Generator 43ps rms jitter was measured 
and for the HP ESGD-4000A Digital Signal Generator, 
134ps rms jitter. The TIE between signal B and signal A was 
found to be 379ps rms jitter and is the spread to be expected 
at each of the discrete τ n  positions.  
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Figure 3.  Synchronization process with perturbation by jitter. 
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Figure 4.  Experiments Experimental test setup. 
B. Experiments 
 
The HP5372A was used to measure the position of the 
asynchronous data input signal edge with respect to the clock 
edge. In Fig. 5(a), a time interval histogram clearly shows 
the ten discrete nτ  positions, where the separation between 
each is ∆t = 90.9 0 ns, for the case of  fa =1MHz, 
 fc =1.1MHz, Q =10 and P =1. Depending on the initial 
phasing of the two signals, it is possible that there will be no 
transitions of the asynchronous data input which trigger 
metastability. Note that the peaks are not of equal heights 
because the distribution of the source jitter is mapped onto 
the coarse HP5372A bin width of 800ps.  As the value of Q  
increases, the number of possible positions for the 
asynchronous signal edge increases and ∆t  decreases so the 
likelihood of metastable triggering will increase. In the case 
of fa =1MHz, fc =1.01MHz, and 1,100 == PQ , 
shown in Fig. 4b, there are 100 discrete positions and the 
separation is now ∆t = 9.90 0 9 9 ns. Due to the real-time 
processing limitations of the HP5372A, there are 
approximately 50% fewer samples collected in the last 200ns 
of the clock period. The perturbation of the discrete τ n  
positions by jitter was also investigated experimentally. The 
clock signal was jittered by applying phase modulation to the 
HP ESGD-4000A Digital Signal Generator source. Timing 
jitter (the deviation of the significant edge of a signal from 
its ideal position in time), is related to phase jitter by  
 Figure 5.  Distribution of nτ for no input jitter. 
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where   en  and  pn  are samples, at   t = nTc , of the timing 
jitter and the phase jitter respectively. The phase jitter 
produced by the phase modulated signal 
( ) ( )( )tptftx c φπ += 2cos , where φ  is the phase deviation 
in rads and   p t( )= sin 2πf jt( ), will approximate timing 
jitter,   e t( )= Aj sin 2πf jt( ), with f j  the jitter frequency 
and A j  the jitter amplitude, on   x t( ) when 1<<cjTfφ  and 
  f j Aj <<1 2π . For general phase modulation with a 
normalized modulating signal, the requirement becomes 
φ <<1. Two examples are shown in Fig. 6, for sinusoidal 
modulation and noise modulation and φ = 0.125  rad. In 
each case the jitter distribution representative of the phase 
modulating signal can be clearly seen.  
Our analysis and experiments have shown that the time 
interval between an asynchronous data input and a sampling 
clock will take on discrete positions which may be perturbed 
by jitter on the sources. The arrangement suggested for 
metastability measurement by [8], where the relationship 
between an asynchronous data input and a higher speed 
sampling clock is used to trigger metastability, may not 
result in a uniform distribution of the data edge about the 
clock. 
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Figure 6.  Distribution of nτ for (a) sinusoidal modulation; (b) noise 
modulation. 
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